rewired-gh/verilog-project-template not found