Similar repositories to PyHDI/Pyverilog:

• PyHDI/Pyverilog github similar
• PyHDI/veriloggen github similar
• danistefanovic/build-your-own-x github similar
• dalance/sv-parser github similar
• zachjs/sv2v github similar
• alainmarcel/Surelog github similar
• Nic30/hdlConvertor github similar
• cocotb/cocotb github similar
• olofk/edalize github similar
• MikePopoloski/slang github similar
• phanrahan/magma github similar
• efabless/openlane github similar
• Nic30/hwt github similar
• chipsalliance/Surelog github similar
• drom/awesome-hdl github similar
• chipsalliance/verible github similar
• tpoikela/uvm-python github similar
• pulp-platform/axi github similar
• steveicarus/iverilog github similar
• myhdl/myhdl github similar
• verilog-to-routing/vtr-verilog-to-routing github similar
• pymtl/pymtl3 github similar
• aolofsson/oh github similar
• kactus2/kactus2dev github similar
• verilator/verilator github similar
• olofk/fusesoc github similar
• masc-ucsc/livehd github similar
• ben-marshall/verilog-parser github similar
• bespoke-silicon-group/basejump_stl github similar
• ben-marshall/awesome-open-hardware-verification github similar
• chipsalliance/firrtl github similar
• lnis-uofu/OpenFPGA github similar
• NNgen/nngen github similar
• rggen/rggen github similar
• siliconcompiler/siliconcompiler github similar
• openhwgroup/cv32e40p github similar
• ultraembedded/cores github similar
• lowRISC/ibex github similar
• veripool/verilog-mode github similar
• OpenTimer/OpenTimer github similar