Similar repositories to veripool/verilog-mode:
veripool/verilog-mode
github
similar
danistefanovic/build-your-own-x
github
similar
tuvtran/project-based-learning
github
similar
Eugeny/terminus
github
similar
vhda/verilog_systemverilog.vim
github
similar
veripool/verilog-perl
github
similar
alainmarcel/Surelog
github
similar
oddball/ipxact2systemverilog
github
similar
PyHDI/Pyverilog
github
similar
rggen/rggen
github
similar
dalance/sv-parser
github
similar
VerificationExcellence/SystemVerilogAssertions
github
similar
olofk/ipyxact
github
similar
dalance/svlint
github
similar
bespoke-silicon-group/basejump_stl
github
similar
taichi-ishitani/tnoc
github
similar
HonkW93/automatic-verilog
github
similar
pyuvm/pyuvm
github
similar
pulp-platform/axi
github
similar
intel/systemc-compiler
github
similar
pulp-platform/common_cells
github
similar
pixijs/pixi.js
github
similar
aquynh/capstone
github
similar
VerificationExcellence/SystemVerilogReference
github
similar
cluelogic/uvm-tutorial-for-candy-lovers
github
similar
SymbiFlow/sv-tests
github
similar
kactus2/kactus2dev
github
similar
Xilinx/libsystemctlm-soc
github
similar
PyHDI/veriloggen
github
similar
subbdue/systemverilog.io
github
similar
tymonx/logic
github
similar
tpoikela/uvm-python
github
similar
thomasrussellmurphy/istyle-verilog-formatter
github
similar
VerificationExcellence/UVMReference
github
similar
alexforencich/cocotbext-pcie
github
similar
efabless/openlane
github
similar
chriskempson/base16
github
similar
dalance/svls
github
similar
zachjs/sv2v
github
similar
MikePopoloski/slang
github
similar