Similar repositories to vhda/verilog_systemverilog.vim:
vhda/verilog_systemverilog.vim
github
similar
danistefanovic/build-your-own-x
github
similar
dalance/svls
github
similar
alainmarcel/Surelog
github
similar
dalance/svlint
github
similar
tuvtran/project-based-learning
github
similar
dalance/sv-parser
github
similar
veripool/verilog-mode
github
similar
zachjs/sv2v
github
similar
WeiChungWu/vim-SystemVerilog
github
similar
chriskempson/base16
github
similar
MikePopoloski/slang
github
similar
thomasrussellmurphy/istyle-verilog-formatter
github
similar
suoto/hdl_checker
github
similar
Eugeny/terminus
github
similar
chipsalliance/verible
github
similar
Juniper/open-register-design-tool
github
similar
cocotb/cocotb
github
similar
google/riscv-dv
github
similar
bespoke-silicon-group/basejump_stl
github
similar
aquynh/capstone
github
similar
pulp-platform/common_cells
github
similar
VerificationExcellence/UVMReference
github
similar
chriskempson/base16-vim
github
similar
tpoikela/uvm-python
github
similar
drom/awesome-hdl
github
similar
nachumk/systemverilog.vim
github
similar
VerificationExcellence/SystemVerilogReference
github
similar
pymtl/pymtl3
github
similar
lowRISC/style-guides
github
similar
google/verible
github
similar
antoinemadec/vim-verilog-instance
github
similar
PyHDI/Pyverilog
github
similar
jmcneal/verilog-support
github
similar
chipsalliance/Surelog
github
similar
pulp-platform/axi
github
similar
efabless/openlane
github
similar
SymbioticEDA/riscv-formal
github
similar
verilator/verilator
github
similar
HonkW93/automatic-verilog
github
similar